Enroll in RTL Design using VHDL